



### **General Description**

The MAX5969A/MAX5969B provide a complete interface for a powered device (PD) to comply with the IEEE® 802.3af/at standard in a power-over-Ethernet (PoE) system. The MAX5969A/MAX5969B provide the PD with a detection signature, classification signature, and an integrated isolation power switch with inrush current control. During the inrush period, the MAX5969A/MAX5969B limit the current to less than 180mA before switching to the higher current limit (720mA to 880mA) when the isolation power MOSFET is fully enhanced. The devices feature an input UVLO with wide hysteresis and long deglitch time to compensate for twisted-pair cable resistive drop and to assure glitch-free transition during power-on/-off conditions. The MAX5969A/MAX5969B can withstand up to 100V at the input.

The MAX5969A/MAX5969B support a 2-event classification method as specified in the IEEE 802.3at standard and provide a signal to indicate when probed by Type 2 power-sourcing equipment (PSE). The devices detect the presence of a wall adapter power-source connection and allow a smooth switchover from the PoE power source to the wall power adapter.

The MAX5969A/MAX5969B also provide a power-good (PG) signal, two-step current limit and foldback, overtemperature protection, and di/dt limit.

The MAX5969A/MAX5969B are available in a space-saving, 10-pin, 3mm x 3mm, TDFN power package. These devices are rated over the -40°C to +85°C extended temperature range.

### **Applications**

IEEE 802.3af/at Powered Devices

IP Phones, Wireless Access Nodes, IP Security Cameras

WiMAX™ Base Station

IEEE is a registered service mark of the Institute of Electrical and Electronics Engineers, Inc.

WiMAX is a trademark of WiMAX Forum.

### Features


- ♦ IEEE 802.3af/at Compliant
- ♦ 2-Event Classification
- **♦ Simplified Wall Adapter Interface**
- ♦ PoE Classification 0 to 5
- ♦ 100V Input Absolute Maximum Rating
- ♦ Inrush Current Limit of 180mA Maximum
- **Current Limit During Normal Operation Between** 720mA and 880mA
- ♦ Current Limit and Foldback
- ♦ Legacy UVLO at 36V (MAX5969A)
- ♦ IEEE 802.3af/at-Compliant, 40V UVLO (MAX5969B)
- **♦** Overtemperature Protection
- ♦ Thermally Enhanced, 3mm x 3mm, 10-Pin TDFN

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	UVLO THRESHOLD (V)
MAX5969AETB+	-40°C to +85°C	10 TDFN-EP*	35.4
MAX5969BETB+	-40°C to +85°C	10 TDFN-EP*	38.6

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

## **Pin Configuration**



<sup>\*</sup>EP = Exposed pad.

### **ABSOLUTE MAXIMUM RATINGS**

VDD to VSS0.3V to +100V	Package Thermal Resistance (Note 2)
DET, RTN, WAD, PG, $\overline{\text{2EC}}$ to Vss0.3V to +100V	θJA4°C/W
CLS to V <sub>SS</sub> 0.3V to +6V	θJC9°C/W
Maximum Current on CLS (100ms maximum)100mA	Operating Temperature Range40°C to +85°C
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ ) (Note 1)	Maximum Junction Temperature+150°C
10-Pin TDFN (derate 24.4mW/°C above +70°C)	Storage Temperature Range65°C to +150°C
Multilayer Board1951mW	Soldering Temperature (reflow) +260°C

- Note 1: Maximum power dissipation is obtained using JEDEC JESD51-5 and JESD51-7 specifications.
- **Note 2:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = (V_{DD} - V_{SS}) = 48V, R_{DET} = 24.9k\Omega, R_{CLS} = 615\Omega. R_{TN}, WAD, P_{G}, and \overline{2EC}$  unconnected, all voltages are referenced to VSS, unless otherwise noted. T<sub>A</sub> = T<sub>J</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 3)

PARAMETER	SYMBOL	CC	MIN	TYP	MAX	UNITS	
DETECTION MODE							
Input Offset Current	IOFFSET	$V_{IN} = 1.4V \text{ to } 10.$			10	μΑ	
Effective Differential Input Resistance	dR		10.1V with 1V step, AD = PG = $\overline{2EC}$ (Note 5)	23.95	25.00	25.5	kΩ
CLASSIFICATION MODE							
Classification Disable Threshold	VTH,CLS	V <sub>IN</sub> rising (Note 6	22.0	22.8	23.6	V	
Classification Stability Time					0.2		ms
		$V_{IN} = 12.5V \text{ to}$ $20.5V, V_{DD} =$ $RTN = WAD =$ $PG = \overline{2EC}$	Class 0, R <sub>CLS</sub> = $619\Omega$	0		3.96	- mA
	ICLASS		Class 1, RCLS = $117\Omega$	9.12		11.88	
Classification Current			Class 2, $R_{CLS} = 66.5\Omega$	17.2		19.8	
			Class 3, RCLS = $43.7\Omega$	26.3		29.7	
			Class 4, R <sub>CLS</sub> = $30.9\Omega$	36.4		43.6	
			Class 5, RCLS = $21.3\Omega$	52.7		63.3	
TYPE 2 (802.3at) CLASSIFICA	ATION MODE						
Mark Event Threshold	VTHM	V <sub>IN</sub> falling		10.1	10.7	11.6	V
Hysteresis on Mark Event Threshold					0.84		V
Mark Event Current	IMARK	V <sub>IN</sub> falling to ente ≤ 10.1V	0.25		0.85	mA	
Reset Event Threshold	VTHR	V <sub>IN</sub> falling	2.8	4	5.2	V	
POWER MODE							
V <sub>IN</sub> Supply Voltage Range						60	V
VIN Supply Current	IQ	Measured at VDD		0.27	0.55	mA	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = (V_{DD} - V_{SS}) = 48V, R_{DET} = 24.9k\Omega, R_{CLS} = 615\Omega. RTN, WAD, PG, and <math>\overline{2EC}$  unconnected, all voltages are referenced to VSS, unless otherwise noted. T<sub>A</sub> = T<sub>J</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
V T 0 V II	.,	.,	MAX5969A	34.3	35.4	36.6	.,
V <sub>IN</sub> Turn-On Voltage	VON	V <sub>IN</sub> rising	MAX5969B	37.2	38.6	40	V
VIN Turn-Off Voltage	Voff	V <sub>IN</sub> falling		30			V
V <sub>IN</sub> Turn-On/-Off Hysteresis	V 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	MAX5969A		4.2			V
(Note 7)	VHYST_UVLO	MAX5969B		7.3			V
V <sub>IN</sub> Deglitch Time	toff_dly	V <sub>IN</sub> falling from 4	OV to 20V (Note 8)	30	120		μs
Inrush to Operating Mode Delay	tDELAY	tDELAY = minimum after entering into	m PG current pulse width power mode	80	96	112	ms
Jackstica Dower MOCETT			T <sub>J</sub> = +25°C		0.5	0.7	
Isolation Power MOSFET On-Resistance	Ron_iso	I <sub>RTN</sub> = 600mA	T <sub>J</sub> = +85°C		0.65	1	Ω
On-nesistance			T <sub>J</sub> = +125°C		0.8		1
RTN Leakage Current	IRTN_LKG	V <sub>RTN</sub> = 12.5V to 3	30V			10	μΑ
CURRENT LIMIT							
Inrush Current Limit	INRUSH	During initial turn- VRTN = 1.5V	90	135	180	mA	
Current Limit During Normal Operation	ILIM	After inrush completed, VRTN = 1V			800	880	mA
Foldback Threshold		V <sub>RTN</sub> (Note 9)				16.5	V
LOGIC	'						
WAD Detection Threshold	VWAD-REF	V <sub>WAD</sub> rising, V <sub>IN</sub> = 14V to 48V (referenced to RTN)		8	9	10	V
WAD Detection Threshold Hysteresis		VWAD falling, VRT unconnected		0.725		V	
WAD Input Current	IWAD-LKG	VWAD = 10V (refe			3.5	μΑ	
2EC Sink Current		V <sub>2EC</sub> = 3.5V (referenced to RTN), V <sub>SS</sub> unconnected		1	1.5	2.25	mA
2EC Off-Leakage Current		V <sub>2EC</sub> = 48V			1	μΑ	
PG Sink Current		V <sub>RTN</sub> = 1.5V, V <sub>PG</sub> period	125	230	375	μΑ	
PG Off-Leakage Current		V <sub>PG</sub> = 48V				1	μΑ
THERMAL SHUTDOWN							
Thermal-Shutdown Threshold	T <sub>SD</sub>	T <sub>J</sub> rising		+140		°C	
Thermal-Shutdown Hysteresis		T <sub>J</sub> falling		28		°C	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = (V_{DD} - V_{SS}) = 48V, R_{DET} = 24.9k\Omega, R_{CLS} = 615\Omega. RTN, WAD, PG, and <math>\overline{2EC}$  unconnected, all voltages are referenced to V<sub>SS</sub>, unless otherwise noted. T<sub>A</sub> = T<sub>J</sub> = -40°C to +85°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 3)

- **Note 3:** All devices are 100% production tested at  $T_A = +25$ °C. Limits over temperature are guaranteed by design.
- Note 4: The input offset current is illustrated in Figure 1.
- Note 5: Effective differential input resistance is defined as the differential resistance between VDD and VSS. See Figure 1.
- Note 6: Classification current is turned off whenever the device is in power mode.
- Note 7: UVLO hysteresis is guaranteed by design, not production tested.
- **Note 8:** A 20V glitch on input voltage that takes V<sub>DD</sub> below V<sub>ON</sub> shorter than or equal to t<sub>OFF\_DLY</sub> does not cause the MAX5969A/ MAX5969B to exit power-on mode.
- **Note 9:** In power mode, current-limit foldback is used to reduce the power dissipation in the isolation MOSFET during an overload condition across V<sub>DD</sub> and RTN.





Figure 1. Effective Differential Input Resistance/Offset Current

## **Typical Operating Characteristics**

 $(V_{IN} = (V_{DD} - V_{SS}) = 54V, R_{DET} = 24.9k\Omega, R_{CLS} = 615\Omega. RTN, WAD, PG, and <math>\overline{2EC}$  unconnected; all voltages are referenced to  $V_{SS}$ .)



30

V<sub>PG</sub> (V)

0

20

30

V<sub>RTN</sub> (V)

60

20

30


VRTN(V)


10

0

## Typical Operating Characteristics (continued)

 $(V_{IN} = (V_{DD} - V_{SS}) = 54V, R_{DET} = 24.9k\Omega, R_{CLS} = 615\Omega. RTN, WAD, PG, and <math>\overline{2EC}$  unconnected; all voltages are referenced to  $V_{SS}$ .)






MIXIM


## **Pin Description**

PIN	NAME	FUNCTION
1	V <sub>DD</sub>	Positive Supply Input. Connect a 68nF (min) bypass capacitor between VDD and VSS.
2	DET	Detection Resistor Input. Connect a signature resistor ( $R_{DET} = 24.9k\Omega$ ) from DET to $V_{DD}$ .
3	N.C.	No Connection. Not internally connected.
4	I.C.	Internally Connected. Leave unconnected.
5	Vss	Negative Supply Input. VSS connects to the source of the integrated isolation n-channel power MOSFET.
6	RTN	Drain of Isolation MOSFET. RTN connects to the drain of the integrated isolation n-channel power MOSFET. Connect RTN to the downstream DC-DC converter ground as shown in the <i>Typical Application Circuit</i> .
7	WAD	Wall Power Adapter Detector Input. Wall adapter detection is enabled the moment VDD - VSS crosses the mark event threshold. Detection occurs when the voltage from WAD to RTN is greater than 9V. When a wall power adapter is present, the isolation n-channel power MOSFET turns off, $\overline{\text{2EC}}$ current sink turns on. Connect WAD directly to RTN when the wall power adapter or other auxiliary power source is not used.
8	PG	Open-Drain Power-Good Indicator Output. PG sinks 230µA to disable the downstream DC-DC converter while turning on the hot-swap MOSFET switch until the hot-swap switch is fully on. PG current sink is disabled during detection, classification, and in the steady-state power mode.
9	2EC	Active-Low 2-Event Classification Detect or Wall Adapter Detect Output. A 1.5mA current sink is enabled at $\overline{\text{2EC}}$ when a Type 2 PSE or a wall adapter is detected. When powered by a Type 2 PSE, the $\overline{\text{2EC}}$ current sink is enabled and latched low after the isolation MOSFET is fully on until V <sub>IN</sub> drops below the UVLO threshold. $\overline{\text{2EC}}$ also asserts when a wall adapter supply, typically greater than 9V, is applied between WAD and RTN. $\overline{\text{2EC}}$ is not latched if asserted by WAD.
10	CLS	Classification Resistor Input. Connect a resistor (R <sub>CLS</sub> ) from CLS to V <sub>SS</sub> to set the desired classification current. See the classification current specifications in the <i>Electrical Characteristics</i> table to find the resistor value for a particular PD classification.
_	EP	Exposed Pad. Do not use EP as an electrical connection to Vss. EP is internally connected to Vss through a resistive path and must be connected to Vss externally. To optimize power dissipation, solder the exposed pad to a large copper power plane.

## Simplified Block Diagram



## **Typical Operating Circuit**



### **Detailed Description**

#### **Operating Modes**

Depending on the input voltage (VIN = VDD - VSS), the MAX5969A/MAX5969B operate in four different modes: PD detection, PD classification, mark event, and PD power. The devices enter PD detection mode when the input voltage is between 1.4V and 10.1V. The device enters PD classification mode when the input voltage is between 12.6V and 20V. The device enters PD power mode once the input voltage exceeds VON.

#### Detection Mode $(1.4V \le V_{IN} \le 10.1V)$

In detection mode, the PSE applies two voltages on VIN in the range of 1.4V to 10.1V (1V step minimum) and then records the current measurements at the two points. The PSE then computes  $\Delta V/\Delta I$  to ensure the presence of the 24.9k $\Omega$  signature resistor. Connect the signature resistor (RDET) from VDD to DET for proper signature detection. The MAX5969A/MAX5969B pull DET low in detection mode. DET goes high impedance when the input voltage exceeds 12.5V. In detection mode, most of the MAX5969A/MAX5969B internal circuitry is off and the offset current is less than  $10\mu A$ .

If the voltage applied to the PD is reversed, install protection diodes at the input terminal to prevent internal damage to the MAX5969A/MAX5969B (see the *Typical Application Circuit*). Since the PSE uses a slope technique ( $\Delta V/\Delta I$ ) to calculate the signature resistance, the DC offset due to the protection diodes is subtracted and does not affect the detection process.

#### Classification Mode (12.6 $V \le V_{IN} \le 20V$ )

In the classification mode, the PSE classifies the PD based on the power consumption required by the PD. This allows the PSE to efficiently manage power distribution. Class 0 to 5 is defined as shown in Table 1. (The IEEE 802.3af/at standard defines only Class 0 to 4 and Class 5 for any special requirement.) An external resistor (RCLS) connected from CLS to VSS sets the classification current.

The PSE determines the class of a PD by applying a voltage at the PD input and measuring the current sourced out of the PSE. When the PSE applies a voltage between 12.6V and 20V, the MAX5969A/MAX5969B exhibit a current characteristic with a value shown in Table 1. The PSE uses the classification current information to classify the power requirement of the PD. The classification current includes the current drawn by RCLs and the supply current of the MAX5969A/MAX5969B so the total current drawn by the PD is within the IEEE 802.3af/at standard figures. The classification current is turned off whenever the device is in power mode.

### 2-Event Classification and Detection

During 2-event classification, a Type 2 PSE probes PD for classification twice. In the first classification event, the PSE presents an input voltage between 12.6V and 20.5V and the MAX5969A/MAX5969B present the programmed load ICLASS. The PSE then drops the probing voltage below the mark event threshold of 10.1V and the MAX5969A/MAX5969B present the mark current (IMARK). This sequence is repeated one more time.

**Table 1. Setting Classification Current** 

CLASS	MAXIMUM POWER USED BY PD	R <sub>CLS</sub> (Ω)	V <sub>IN</sub> * (V)	CLASS CURRENT SEEN AT V <sub>IN</sub> (mA)		IEEE 802.3at PSE CLASSIFICATION CURRENT SPECIFICATION (mA)		
	(W)			MIN	MAX	MIN	MAX	
0	0.44 to 12.95	615	12.6 to 20	0	4	0	5	
1	0.44 to 3.94	117	12.6 to 20	9	12	8	13	
2	3.84 to 6.49	66.5	12.6 to 20	17	20	16	21	
3	6.49 to 12.95	43.7	12.6 to 20	26	30	25	31	
4	12.95 to 25.5	30.9	12.6 to 20	36	44	35	45	
5	> 25.5	21.3	12.6 to 20	54	64	_	_	

 $<sup>^*</sup>V_{
m IN}$  is measured across the MAX5969A/MAX5969B input  $V_{
m DD}$  to  $V_{
m SS}$ .

When the MAX5969A/MAX5969B are powered by a Type 2 PSE, the 2-event identification output  $\overline{2EC}$  asserts low after the internal isolation n-channel MOSFET is fully turned on.  $\overline{2EC}$  current sink is turned off when VDD goes below the UVLO threshold (VOFF) and turns on when VDD goes above the UVLO threshold (VON), unless VDD goes below VTHR to reset the latched output of the Type 2 PSE detection flag.

Alternatively, the  $\overline{\text{2EC}}$  output also serves as a wall adapter detection output when the MAX5969A/MAX5969B are powered by an external wall power adapter. See the *Wall Power Adapter Detection and Operation* section for more information.

#### Power Mode (Wake Mode)

The MAX5969A/MAX5969B enter power mode when VIN rises above the undervoltage lockout threshold (VON). When VIN rises above VON, the MAX5969A/MAX5969B turn on the internal n-channel isolation MOSFET to connect Vss to RTN with inrush current limit internally set to 135mA (typ). The isolation MOSFET is fully turned on when the voltage at RTN is near Vss and the inrush current is reduced below the inrush limit. Once the isolation MOSFET is fully turned on, the MAX5969A/MAX5969B change the current limit to 800mA. The open-drain power-good output (PG) remains low for a minimum of tDELAY until the power MOSFET fully turns on to keep the downstream DC-DC converter disabled during inrush.

#### **Undervoltage Lockout**

The MAX5969A/MAX5969B operate up to a 60V supply voltage with a turn-on UVLO threshold (VON) at 35.4V/38.6V and a turn-off UVLO threshold (VOFF) at 31V. When the input voltage is above VON, the MAX5969A/MAX5969B enter power mode and the internal MOSFET is turned on. When the input voltage goes below VOFF for more than tOFF\_DLY, the MOSFET turns off.

#### **Power-Good Output**

An open-drain output (PG) is used to allow disabling downstream DC-DC converter until the n-channel isolation MOSFET is fully turned on. PG is pulled low to VSS for a period of tDELAY and until the internal isolation MOSFET is fully turned on. The PG is also pulled low when coming out of thermal shutdown.

#### **Thermal-Shutdown Protection**

The MAX5969A/MAX5969B include thermal protection from excessive heating. If the junction temperature exceeds the thermal-shutdown threshold of +140°C, the MAX5969A/MAX5969B turn off the internal power MOSFET and  $\overline{\rm 2EC}$  current sink. When the junction temperature falls below +112°C, the devices enter inrush mode and then return to power mode. Inrush mode ensures the downstream DC-DC converter is turned off as the internal power MOSFET is turned on.

### Wall Power Adapter Detection and Operation

For applications where an auxiliary power source such as a wall power adapter is used to power the PD, the MAX5969A/MAX5969B feature wall power adapter detection. Once the input voltage (VDD - VSS) exceeds the mark event threshold, the MAX5969A/MAX5969B enable wall adapter detection. The wall power adapter is connected from WAD to RTN. The MAX5969A/MAX5969B detect the wall power adapter when the voltage from WAD to RTN is greater than 9V. When a wall power adapter is detected, the internal n-channel isolation MOSFET turns off,  $\overline{\rm 2EC}$  current sink turns on, and classification current is disabled if VIN is in the classification range.

## **Applications Information**

# **Operation with 12V Adapter**Layout Procedure

Careful PCB layout is critical to achieve high efficiency and low EMI. Follow these layout guidelines for optimum performance:

- 1) Place the input capacitor, classification resistor, and transient voltage suppressor as close as possible to the MAX5969A/MAX5969B.
- 2) Use large SMT component pads for power dissipating devices such as the MAX5969A/MAX5969B and the external diodes.
- 3) Use short and wide traces for high-power paths.
- 4) Use the MAX5969 Evaluation Kit layout as a reference





Figure 2. Typical Configuration When Using a 12V Wall Power Adapter

## **Typical Application Circuit**



PROCESS: BICMOS

# IEEE 802.3af/at-Compliant, Powered Device Interface Controllers with Integrated Power MOSFET

\_\_\_\_\_Chip Information

### \_Package Information

For the latest package outline information and land patterns, go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.		
10 TDFN-EP	T1033+1	<u>21-0137</u>		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.